Warehouse Stock Clearance Sale

Grab a bargain today!


Sign Up for Fishpond's Best Deals Delivered to You Every Day
Go
High Performance Parallelism­ Pearls Volume Two
Multicore and Many-core Programming Approaches

Rating
Format
Paperback, 592 pages
Published
United States, 1 July 2015

High Performance Parallelism Pearls Volume 2 offers another set of examples that demonstrate how to leverage parallelism. Similar to Volume 1, the techniques included here explain how to use processors and coprocessors with the same programming - illustrating the most effective ways to combine Xeon Phi coprocessors with Xeon and other multicore processors. The book includes examples of successful programming efforts, drawn from across industries and domains such as biomed, genetics, finance, manufacturing, imaging, and more. Each chapter in this edited work includes detailed explanations of the programming techniques used, while showing high performance results on both Intel Xeon Phi coprocessors and multicore processors. Learn from dozens of new examples and case studies illustrating "success stories" demonstrating not just the features of Xeon-powered systems, but also how to leverage parallelism across these heterogeneous systems.


Our Price
HK$555
Ships from Australia Estimated delivery date: 26th May - 3rd Jun from Australia
Free Shipping Worldwide

Buy Together
+
Buy together with Intel Xeon Phi Processor High Performance Programming at a great price!
Buy Together
HK$1,192

Product Description

High Performance Parallelism Pearls Volume 2 offers another set of examples that demonstrate how to leverage parallelism. Similar to Volume 1, the techniques included here explain how to use processors and coprocessors with the same programming - illustrating the most effective ways to combine Xeon Phi coprocessors with Xeon and other multicore processors. The book includes examples of successful programming efforts, drawn from across industries and domains such as biomed, genetics, finance, manufacturing, imaging, and more. Each chapter in this edited work includes detailed explanations of the programming techniques used, while showing high performance results on both Intel Xeon Phi coprocessors and multicore processors. Learn from dozens of new examples and case studies illustrating "success stories" demonstrating not just the features of Xeon-powered systems, but also how to leverage parallelism across these heterogeneous systems.

Product Details
EAN
9780128038192
ISBN
0128038195
Other Information
Illustrated
Dimensions
23.5 x 19.1 x 3 centimeters (1.11 kg)

Promotional Information

Second collection of success stories leveraging parallelism in heterogeneous systems

Table of Contents

Introduction
Numerical Weather Prediction Optimization
WRF Goddard Microphysics Scheme Optimization
Pairwise DNA Sequence Alignment Optimization
Accelerated Structural Bioinformatics for Drug Discovery
Amber PME Molecular Dynamics Optimization
Low-Latency Solutions for Financial Services Applications
Parallel Numerical Methods in Finance
Wilson Dslash Kernel from Lattice QCD Optimization
Cosmic Microwave Background Analysis: Nested Parallelism
Visual Search Optimization
Radio Frequency Ray Tracing
Exploring Use of the Reserved Core
High Performance Python Offloading
Fast Matrix Computations on Heterogeneous Streams
MPI-3 Shared Memory Programming Introduction
Coarse-Grained OpenMP for Scalable Hybrid Parallelism
Exploiting Multilevel Parallelism in Quantum Simulations
OpenCL: There and Back Again
OpenMP Versus OpenCL: Difference in Performance?
Prefetch Tuning Optimizations
SIMD Functions Via OpenMP
Vectorization Advice
Portable Explicit Vectorization Intrinsics
Power Analysis for Applications and Data Centers

About the Author

Jim Jeffers was the primary strategic planner and one of the first full-time employees on the program that became Intel ® MIC. He served as lead SW Engineering Manager on the program and formed and launched the SW development team. As the program evolved, he became the workloads (applications) and SW performance team manager. He has some of the deepest insight into the market, architecture and programming usages of the MIC product line. He has been a developer and development manager for embedded and high performance systems for close to 30 years. James Reinders is a senior engineer who joined Intel Corporation in 1989 and has contributed to projects including the world’s first TeraFLOP supercomputer (ASCI Red), as well as compilers and architecture work for a number of Intel processors and parallel systems. James has been a driver behind the development of Intel as a major provider of software development products, and serves as their chief software evangelist. James has published numerous articles, contributed to several books and is widely interviewed on parallelism. James has managed software development groups, customer service and consulting teams, business development and marketing teams. James is sought after to keynote on parallel programming, and is the author/co-author of three books currently in print including Structured Parallel Programming, published by Morgan Kaufmann in 2012.

Show more
Review this Product
Ask a Question About this Product More...
 
Item ships from and is sold by Fishpond Retail Limited.

Back to top